# SNJB's

# Late Sau. Kantabai Bhavarlalji Jain College of Engineering

(An Autonomous Institute Affiliated to Savitribai Phule Pune University, Pune) Shri Neminath Jain Brahmacharyashram (SNJB) (Jain Gurukul) Neminagar, Chandwad - 423101, Dist. Nashik (MS, India). Tele: (02556) 253750, Web: www.snjb.org, Email: principalcoe@snjb.org



ESTD - 1928



Curriculum and Evaluation Scheme for Second Year B. Tech. in

**Electronics & Telecommunication Engineering with Multidisciplinary** 

**Minor and Honor** 







(An Autonomous Institute Affiliated to Savitribai Phule Pune University, Pune)

Curriculum and Evaluation Scheme for Second Year B. Tech. in Electronics & Telecommunication Engineering with Multidisciplinary Minor

To be implemented for 2024-28 Batch

(With Effect from Academic Year 2025-26)

## To be implemented for 2024-28 Batch (With Effect from Academic Year 2025-26)

#### Vision of the Institute

Transform young aspirant learners towards creativity and professionalism for societal growth through quality technical education.

#### **Mission of the Institute**

- 1. To transfer the suitable technology, particularly for rural development.
- 2. To enhance diverse career opportunities among students for building a nation.
- 3. To acquire the environment of learning to bridge the gap between industry and academics.
- 4. To share values, ideas, and beliefs by encouraging faculties and students for the welfare of society.

#### Vision of the Electronics & Telecommunication Engineering Department

To prepare Electronics & Telecommunication Engineers for the benefit of the society.

#### Mission of the Electronics & Telecommunication Engineering Department

- 1. To provide quality education to students
- 2. To enrich the skill in collaboration with industry for better career opportunity
- 3. To inculcate ethics, values and environment awareness

#### Program Outcomes (POs) for an engineering graduate:

**PO1: Engineering Knowledge:** Apply knowledge of mathematics, natural science, computing, engineering fundamentals and an engineering specialization as specified in WK1 to WK4 respectively to develop the solution of complex engineering problems.

**PO2: Problem Analysis:** Identify, formulate, review research literature and analyze complex engineering problems reaching substantiated conclusions with consideration for sustainable development. (WK1 to WK4)

**PO3: Design/Development of Solutions:** Design creative solutions for complex engineering problems and design/develop systems/components/processes to meet identified needs with consideration for the public health and safety, whole-life cost, net zero carbon, culture, society and environment as required. (WK5)

**PO4: Conduct Investigations of Complex Problems:** Conduct investigations of complex engineering problems using research-based knowledge including design of experiments, modelling, analysis & interpretation of data to provide valid conclusions. (WK8).

**PO5: Engineering Tool Usage:** Create, select and apply appropriate techniques, resources and modern engineering & IT tools, including prediction and modelling recognizing their limitations to solve complex engineering problems. (WK2 and WK6)

**PO6: The Engineer and The World:** Analyze and evaluate societal and environmental aspects while solving complex engineering problems for its impact on sustainability with reference to economy, health, safety, legal framework, culture and environment. (WK1, WK5, and WK7).

**PO7: Ethics:** Apply ethical principles and commit to professional ethics, human values, diversity and inclusion; adhere to national & international laws. (WK9)

**PO8:** Individual and Collaborative Team work: Function effectively as an individual, and as a member or leader in diverse/multi-disciplinary teams.

**PO9: Communication:** Communicate effectively and inclusively within the engineering community and society at large, such as being able to comprehend and write effective reports and design documentation, make effective presentations considering cultural, language, and learning differences

245.

(An Autonomous Institute Affiliated to Savitribai Phule Pune University, Pune) Curriculum and Evaluation Scheme for Second Year B. Tech. in Electronics & Telecommunication Engineering with Multidisciplinary Minor To be implemented for 2024-28 Batch (With Effect from Academic Year 2025-26)

**PO10: Project Management and Finance:** Apply knowledge and understanding of engineering management principles and economic decision-making and apply these to one's own work, as a member and leader in a team, and to manage projects and in multidisciplinary environments.

**PO11: Life-Long Learning:** Recognize the need for, and have the preparation and ability for i) independent and life-long learning ii) adaptability to new and emerging technologies and iii) critical thinking in the broadest context of technological change. (WK8)

#### **Program Specific Outcomes**

- 1. PSO1: Apply their skills in designing, implementing and testing electronic systems.
- 2. PSO2: Demonstrate proficiency in use of modern electronic design automation (EDA) tools.
- 3. PSO3: Communicate and work effectively as individuals and as team members.



(An Autonomous Institute Affiliated to Savitribai Phule Pune University, Pune)

Curriculum and Evaluation Scheme for Second Year B. Tech. in Electronics & Telecommunication Engineering with Multidisciplinary Minor

To be implemented for 2024-28 Batch

(With Effect from Academic Year 2025-26)

#### **GENERAL COURSE STRUCTURE**

#### A. Definition of Credit:

#### Table 1: Credit Definition

1 Hour Lecture (L) per week	1 Credit
1 Hour Tutorial (T) per week	1 Credit
2 Hours Practical (P) per week	1 Credit

#### B. Range of Credits: (B.Tech. or Equivalent) in Tech. with Multidisciplinary Minor:

In the light of the fact that a typical NEP Compliant Model Four-year Undergraduate degree program in Technology has about 176 credits, the total number of credits proposed for the four-year B.Tech. in **Electronics & Telecommunication Engineering** with Multidisciplinary minor degree is kept as **172**.

Course Category		Credits As PER NEP Guidelines	Proposed Credits
Basic Science Course		14-18	15
Engineering Science Course	DSC/ESC	16-12	14
Programme Core Course (PCC)	Dreason Courses	44-56	47
Programme Elective Course (PEC)	Program Courses	20	20
Multidisciplinary Minor (MD M)		14	17
Open Elective (OE) Other than a particular program	Multidisciplinary Courses	8	8
Vocational and Skill Enhancement Course (VSEC)	Skill Courses	8	8
Ability Enhancement Course (AEC)		4	6
Entrepreneurship/Economics/ Management Courses	Humanities Social Science and	2	4
Indian Knowledge System (IKS)	Management (HSSM)	2	2
Value Education Course (VEC)		4	5
Research Methodology(RM)		4	4
Community Engagement Project (CEP)/ Field Project (FP)	Experiential Learning Courses	2	2
Project		4	5
Internship/ OJT		12	12
Co-curricular Courses (CC)	Liberal Learning Courses	4	3
Total Credit	S	160-176	172

#### Table 2: Range of Credits

245-

(An Autonomous Institute Affiliated to Savitribai Phule Pune University, Pune)

Curriculum and Evaluation Scheme for Second Year B. Tech. in Electronics & Telecommunication Engineering with Multidisciplinary Minor

To be implemented for 2024-28 Batch

(With Effect from Academic Year 2025-26)

# C. Semester wise Credit Distribution Structure for Four Year B. Tech in Electronics & Telecommunication Engineering Engineering with Multidisciplinary Minor:

Semester		I	II		IV	۷	VI	VII	VIII	Total Credits
Basic Science Course		8	7	-	-	-	-	-	-	15
Engineering Science Course	B3C/E3C	7	7	-	-	-	-	-	-	14
Programme Core Course (PCC)		-	3	11	8	9	4	9	3	47
Programme Elective Course (PEC)	Program Courses	-	-	-	-	6	5	6	3	20
Multidisciplinary Minor (MD M)	Multidisciplinary	-	-	3	3	3	2	3	3	17
Open Elective (OE) Other than a particular program	Courses	-	-	-	3	2	3	-	-	8
Vocational and Skill Enhancement Course (VSEC)	Skill Courses	2	2	-	2	-	2	-	-	8
Ability Enhancement Course (AEC)		1	-	1	2	2	-	-	-	6
Entrepreneurship/Economics/ Management Courses	Humanities Social Science and	-	-	2	2	-	-	-	-	4
Indian Knowledge System (IKS)	Management (HSSM)	2	-	-	-	-	-	-	-	2
Value Education Course (VEC)		-	-	3	2	-	-	-	-	5
Research Methodology		-	-	-	-	-	4	-	-	4
Community Engagement Project (CEP)/ Field Project (FP)	Experiential Learning Courses	-	-	2	-	-	-	-	-	2
Project	-	-	-	-	-	-	2	3	-	5
Internship / OJT		-	-	-	-	-	-	-	12	12
Co-curricular Courses (CC)	Liberal Learning Courses	1	2	-	-	-	-	-	-	3
Total Credits (M	lajor)	21	21	22	22	22	22	21	21	172

Table3: Semester-wise Credit Distribution Structure

Students can opt for any of the following as per the rules and regulations given by the institute:

- **1.** B. Tech with Multidisciplinary Minor = Total 172 Credits
- 2. B. Tech with Multidisciplinary Minor and Honor = Total 190 Credits

245-

(An Autonomous Institute Affiliated to Savitribai Phule Pune University, Pune)

Curriculum and Evaluation Scheme for Second Year B. Tech. in Electronics & Telecommunication Engineering with Multidisciplinary Minor

To be implemented for 2024-28 Batch

(With Effect from Academic Year 2025-26)

#### HONORS

- In addition to 172 credits of B. Tech Programmes (Bachelor of Technology) i.e. Major in which the student has taken admission, a student may opt for Honors in the same Tech. discipline/branch / Emerging Areas.
- A student is required to earn an additional 18 credits in the same Tech. discipline/ branch / Emerging Areas for Honors distributed over semesters III to VIII.
- The total number of credits required to complete the Honors in the same Tech. discipline/ Emerging Areas is 18 credits, in addition to 172 credits in Major.
- Students will have to compulsorily choose Honors from the same Tech. discipline/branch.
- Honors Degree in the Bachelor of Engineering programme shall be awarded to students earning additional total credits of all six semesters from the second year to final year, i.e., 18 Credits, in addition to 172 credits or 130 credits respectively. The student admitted in the first year must earn 172 credits and 130 credits admitted in lateral entry (admitted after Diploma or B.Sc.) in the second year.
- Minor Courses can be completed through an online platform.

#### The student has to choose One Honor out of the Two Honor groups provided below

Honors offered by Electronics & Telecommunication Engineering are as follows:

#### Table 4: Honors

Sr No	Name of Honors Offered by Department
A.	VLSI Design
B.	Robotics

The detailed syllabus structure for the same is as follows:

				Teaching Scheme					
Sr. No	Category	SEM	Course Code	Course Name	Hours				
	uncegor y				L	т	Ρ	Total Hours	Credits
01	HOC	=	24-HOC-ET-2-01A	VLSI Technology	3	-	-	3	3
02	HOC	IV	24-HOC-ET-2-02A	VLSI Design Flow	3	-	-	3	3
03	HOC	V	24-HOC-ET-3-03A	VLSI Testing & Testability	3	-	-	3	3
04	HOC	VI	24-HOC-ET-3-04A	VLSI Interconnect	3	-	-	3	3
05	HOC	VII	24-HOC-ET-4-05A	Digital CMOS Design	3	-	-	3	3
06	HOC	VIII	24-HOC-ET-4-06A	Analog CMOS Design	3	-	-	3	3
			Total		18	-	-	18	18

#### Table 5A: Specialization Honors in VLSI Design



(An Autonomous Institute Affiliated to Savitribai Phule Pune University, Pune)

Curriculum and Evaluation Scheme for Second Year B. Tech. in Electronics & Telecommunication Engineering with Multidisciplinary Minor

To be implemented for 2024-28 Batch

(With Effect from Academic Year 2025-26)

						Т	eachin	g Scheme	
Sr.	Category	SEM	Course Code	Course Name	Hours				<b>.</b>
NO					L	Т	Р	Total Hours	Credits
01	HOC	III	24-HOC-ET-2-01B	Introduction to Robotics	3	-	-	3	3
02	НОС	IV	24-HOC-ET-2-02B	Fundamental of Power Electronics	3	-	-	3	3
03	HOC	V	24-HOC-ET-3-03B	Robotics: Basics and Selected Advanced Concepts	3	-	-	3	3
04	HOC	VI	24-HOC-ET-3-04B	Wheeled Mobile Robots	3	-	-	3	3
05	HOC	VII	24-HOC-ET-4-05B	Mechanism And Robot Kinematics	3	-	-	3	3
06	HOC	VIII	24-HOC-ET-4-06B	Advanced Robotics	3	-	-	3	3
			Total		18	-	-	18	18

#### Table 5B: Specialization Honors in Robotics

**#**Note for NPTEL/SYAYAM: Approved courses and platforms will be enlisted timely by authorities along with rules and regulations



(An Autonomous Institute Affiliated to Savitribai Phule Pune University, Pune) Curriculum and Evaluation Scheme for Second Year B. Tech. in Electronics & Telecommunication Engineering with Multidisciplinary Minor To be implemented for 2024-28 Batch (With Effect from Academic Year 2025-26)

# Honors Syllabus for SEM III and SEM IV



(An Autonomous Institute Affiliated to Savitribai Phule Pune University, Pune)

Curriculum and Evaluation Scheme for Second Year B. Tech. in Electronics & Telecommunication Engineering with Multidisciplinary Minor

To be implemented for 2024-28 Batch

24-HOC-ET-2-01A: VLSI Technology							
<b>Teaching</b> Theory: I	<b>3 Scheme:</b> 3 Hours/Week	Credit: 3	Examination Scheme: CIE : 20 Marks MSE : 20 Marks SEE : 60 Marks				
Prerequi	Prerequisites Courses: 24-BSC-1-01 : Engineering Physics						
Compani	ion Course: -						
Course C • •	<ul> <li>Course Objectives:</li> <li>Introduce Semiconductor Material Preparation &amp; Growth Techniques</li> <li>Provide an In-Depth Understanding of Diffusion, Lithography, sEtching &amp; Thin Film Deposition processes</li> <li>Explore Microelectronic Device Packaging &amp; Reliability Considerations</li> </ul>						
<b>Course C</b> After cor	<b>Course Outcomes:</b> After completion of the course, learners should be able to						
CONo	Course Outcomes			BL			
C01	Understand Semiconductor Material Prep	paration & Processing		2			
CO2	Learn Doping, Diffusion & Lithography To	echniques		2			
CO3	<b>Understand</b> Etching & Thin Film Deposit	ion process in VLSI Fabrication		2			
C04	Demonstrate Knowledge of Microelectro	nic Packaging & Reliability		2			
		Course Contents					
Unit I	Crystal growth, wafer preparation &	Epitaxy	10 Hours				
Crystal growth & wafer preparation, Processing considerations: Chemical cleaning, gettering the thermal stress factors etc. Vapors phase epitaxy basic transport processes & reaction kinetics, doping & auto doping, equipment & safety considerations, buried layers, epitaxial defects, molecular beam epitaxy, equipment used, film characteristics, SOI structure.							
Case Stu	dies: TSMC's Silicon Wafer & Epitaxy Proc	ess for Advanced Node Technology					
*Mappin	g of Course Outcomes	C01					
Unit II	Oxidation		6 Hours				
Growth thin oxid	Growth mechanism & kinetics, silicon oxidation model, interface considerations, orientation dependence of oxidation rates in thin oxides, oxidation techniques & systems, dry & wet oxidation, masking properties of SiO2.						
Case Studies: Silicon Oxidation & High-K Dielectrics in Intel's 10nm & 7nm Process Nodes							

245.

(An Autonomous Institute Affiliated to Savitribai Phule Pune University, Pune)

Curriculum and Evaluation Scheme for Second Year B. Tech. in Electronics & Telecommunication Engineering with Multidisciplinary Minor

To be implemented for 2024-28 Batch

*Mapping of	*Mapping of Course Outcomes CO1					
Unit III	Diffusion		6 Hours			
Diffusion fr	Diffusion from a chemical source in vapor form at high temperature, diffusion from doped oxide source/an ion implanted layer.					
Case Studi	Case Studies: Intel's Use of Diffusion & Ion Implantation in 10nm & 7nm FinFET Technology.					
*Mapping of	of Course Outcomes	CO2				
Unit IV	Lithography		7 Hours			
Optical Lit generation & masks. Io	Optical Lithography: optical resists, contact & proximity printing, projection printing, Electron lithography: resists, mask generation. Electron optics: roster scans & vector scans, variable beam shape. X-ray lithography: resists & printing, X-ray sources & masks. Ion lithography.					
Case Studi	Case Studies: TSMC's Adoption of EUV Lithography for Advanced Semiconductor Manufacturing					
*Mapping of	of Course Outcomes	CO2				
Unit V	Etching		7 Hours			
Reactive pl apostrophic processes: Case Studie	asma etching, AC & DC plasma excitat c etching, ion enhanced & induced etcl poly/polycide. Trench etching. es: TSMC's Use of Reactive Ion Etching (	ion, plasma properties, chemistry & surface in ning, properties of etch processing. Reactive RIE) for Advanced Transistor Fabrication.	nteractions, feature size control & ion beam etching, specific etches			
*Mapping of	of Course Outcomes	CO3				
Unit VI	Thin Film Materials & their Depositio	n	6 Hours			
Interlayer Microelectr	dielectrics in microelectronic devices, ir ronic Devices: Packaging materials, diffe	nterconnections within and between differen rent types of packaging, Microelectronic devic	t electronic devices. Packaging of ces reliability.			
Case Studie	es: Intel's Foveros for High-Performance	Computing (HPC) & Al Chips				
*Mapping o	of Course Outcomes	CO3, CO4				
		Learning Resources				
Text Books	i					
<b>T1.</b> J. D. Plu <b>T2.</b> S. K. Ga	ummer, Michael D. and Peter D. Griffin, S andhi, VLSI Fabrication Principles, Secon	ilicon VLSI Technology: Fundaments, Practice d edition, Wiley India Pvt. Ltd.	and Modelling			
Reference	Books :					
<b>R1.</b> S.M. S	ze, "VLSI Technology", McGraw Hill, 2nd	Edition. 2008				
			C			

24.

(An Autonomous Institute Affiliated to Savitribai Phule Pune University, Pune)

Curriculum and Evaluation Scheme for Second Year B. Tech. in Electronics & Telecommunication Engineering with Multidisciplinary Minor

To be implemented for 2024-28 Batch

(With Effect from Academic Year 2025-26)

R2. Chen, VLSI Technology, Wiley, March 2003

#### MOOC Courses links :

• https://archive.nptel.ac.in/courses/108/101/108101089/



(An Autonomous Institute Affiliated to Savitribai Phule Pune University, Pune)

Curriculum and Evaluation Scheme for Second Year B. Tech. in Electronics & Telecommunication Engineering with Multidisciplinary Minor

To be implemented for 2024-28 Batch

24-HOC-ET-2-02A: VLSI Design Flow							
<b>Teaching</b> Theory: 3	<b>Scheme:</b> 3 Hours/Week	Credit: 3	Examination Scheme: CIE : 20 Marks MSE : 20 Marks SEE : 60 Marks				
Prerequi	Prerequisites Courses: 24-HOC-ET-2-01A: VLSI Technology						
Compani	Companion Course: -						
Course C •	<ul> <li>Course Objectives:</li> <li>To provide students with a comprehensive understanding of the steps, techniques, and tools involved in the design of Very Large Scale Integration (VLSI) Digital circuits.</li> </ul>						
Course C	Course Outcomes:						
CONo	ier completion of the course, learners should be able to						
C01	<b>Explain</b> the VLSI design flow for digital c	ircuits		2			
CO2	<b>Develop</b> Verilog-based hardware models	and simulate digital circuits		3			
CO3	<b>Understand</b> RTL synthesis, logic optimiza	ation, and formal verification techniques		2			
CO4	<b>Apply</b> static timing analysis, technolo performance and power efficiency	ogy mapping, and power-driven optimizat	ions to improve the	3			
		Course Contents					
Unit I	VLSI Design Flow		7 Hours				
<b>Introduc</b> Realizing Techniqu	<b>Introduction to Integrated Circuits</b> : Structure, Photolithography, Designing vs. Fabrication, Types, Economics, Figures of Merit; Realizing an "Idea" using an IC; Pre-RTL Methodologies, RTL to GDS Implementation Flow, Verification Techniques, Testing Techniques, Post-GDS Processes:						
Case Stu	<b>dies</b> : Design flow for Fabrication of a High	-Performance AI Accelerator Chip.					
*Mappin	g of Course Outcomes	C01					
Unit II	Hardware Modeling and Simulation U	sing Verilog	7 Hours				
<b>Modelin</b> Testbenc	<b>Modeling Hardware using Verilog:</b> Hardware Description Languages, Basic Constructs of Verilog; <b>Simulation</b> : Simulator, Testbench, Mechanism,						
#Exemp	ar/Case Studies: Verilog-Based Design an	d Simulation of a RISC-V Processor.					

245.

(An Autonomous Institute Affiliated to Savitribai Phule Pune University, Pune)

Curriculum and Evaluation Scheme for Second Year B. Tech. in Electronics & Telecommunication Engineering with Multidisciplinary Minor

To be implemented for 2024-28 Batch

*Mapping o	of Course Outcomes	CO2			
Unit III	RTL synthesis & Formal Verification		7 Hours		
<b>RTL synth</b> Simulation (motivatior	<b>RTL synthesis:</b> Logic Synthesis Tasks, Parsing, Elaboration, Verilog Constructs to Hardware; condition. <b>Formal Verification</b> : Simulation versus Formal Verification, Model Checking (motivation and examples only), Combinational Equivalence Checking (motivation, register matching and examples),				
#Exemplar	/Case Studies: RTL Synthesis and Forma	al Verification of a High-Performance DSP Cor	e		
*Mapping o	of Course Outcomes	C03			
Unit IV	Logic Optimization & Technology Lib	rary	7 Hours		
<b>Logic Opt</b> Characteriz	<b>Logic Optimization</b> : Two-level Logic Optimization, Multilevel Logic Optimization, and Technology <b>Library</b> : Library Characterization, Timing Attributes and Non-Linear Delay Model.				
<b>#Exemplar</b> , for a 3nm A	<b>/Case Studies:</b> Logic Optimization in the	e Design of a Low-Power Al Inference Engine/	Technology Library Development		
*Mapping o	of Course Outcomes	C03			
Unit V	Static Timing Analysis		7 Hours		
<b>Static Timi</b> Delay Calco Exception.	<b>ing Analysis</b> : Behavior of Synchronous ulation, Arrival Time, Required Time a	Circuit, Setup Requirement, Hold Requirem nd Slack Computation; <b>Constraints</b> : Clock Co	ent, Data Paths and Clock Paths, onstraints, 10 Constraints, Timing		
#Exemplar	/Case Studies: Static Timing Analysis fo	r a High-Performance 5nm AI Accelerator			
*Mapping of	of Course Outcomes	C04			
Unit VI	Technology Mapping & Power Analys	is	7 Hours		
<b>Technology</b> Component Techniques	<b>y Mapping:</b> Structural Mapping, Boole ts, Power Models, Computing Power E , Logic-level Techniques, Circuit-level Te	an Mapping, <b>Timing-driven optimizations</b> : Dissipation, <b>Power-driven Optimizations:</b> St chniques, Clock Gating, Clock Domains.	Transformations <b>Power Analysis</b> : rategies, Register Transfer Level		
#Exemplar	/Case Studies: Technology Mapping and	Power Optimization in a 5nm Mobile SoC (Si	martphone Processor)		
*Mapping of	of Course Outcomes	C04			
		Learning Resources			
Text Books					
<ul> <li>T1. Sneh Saurabh, Introduction to VLSI Design Flow, Cambridge University Press</li> <li>T2. Giovanni Micheli, Synthesis &amp; Optimization of Digital Circuits, TMH</li> </ul>					



(An Autonomous Institute Affiliated to Savitribai Phule Pune University, Pune)

Curriculum and Evaluation Scheme for Second Year B. Tech. in Electronics & Telecommunication Engineering with Multidisciplinary Minor

To be implemented for 2024-28 Batch

(With Effect from Academic Year 2025-26)

#### **Reference Books :**

**R1.** Prasad K. G, *Static Timing Analysis for Nanometer Designs: A Practical Approach*, Springer. **R2.** Kaushik Roy Sharat Prasad, Low Power CMOS VLSI Circuit Design, Wiley India

#### Additional Resources: (Books, e-Resources)

#### **MOOC Courses links :**

- https://nptel.ac.in/courses/108106191
- <u>https://nptel.ac.in/courses/108107380</u>



(An Autonomous Institute Affiliated to Savitribai Phule Pune University, Pune)

Curriculum and Evaluation Scheme for Second Year B. Tech. in Electronics & Telecommunication Engineering with Multidisciplinary Minor

To be implemented for 2024-28 Batch

24-HOC-ET-2-01B: Introduction to Robotics							
<b>Teaching</b> Theory:	<b>g Scheme:</b> 3 Hours/Week	Credits: 3	Examination Scheme: CIE : 20 Marks MSE : 20 Marks SEE : 60 Marks				
Prerequi	Prerequisite Courses: 24-ESC-1-01 Basic Electrical and Electronics Engineering						
Compan	Companion Course:						
Course ( • • •	<ul> <li>Course Objectives:</li> <li>To provide overview of Robotics Technology</li> <li>To inculcate the ability to recognize sensors and actuators used in Robotics</li> <li>To introduce Robot Kinematics</li> <li>To acquire knowledge about Robotics Applications</li> </ul>						
<b>Course (</b> After cor	<b>Dutcomes:</b> npletion of the course, learners should be	able to					
CONo	CONo CO						
C01	Explicate the basics of Robotics			2			
CO2	<b>Explain</b> Kinematics and Dynamics in Rob	otics		2			
CO3	Select motor for robotic application			4			
C04	Explain Probabilistic Robotics			2			
CO5	Select ight localization techniques for ro	botic application		4			
		Course Contents					
Unit I	Introduction to robotics		7 Hours				
History, medical	History, growth; Robot applications- industrial robots, field and service robots,, Manufacturing industry, defense, rehabilitation, medical etc., Laws and the ethical considerations surrounding robotics						
<b>#Exemp</b> collabora	<b>lar/Case Studies:</b> Examine the developme ative robots (cobots) and autonomous systemeters and autonomous systemeters).	nt of robotics from early industrial robots like ems.	Unimate to AI-powered				
*Mappin	g of Course Outcomes	C01					
Unit II	Robot mechanisms		7 Hours				
Kinemat	ics- coordinates transformations, Homo	geneous Transformation Matrix, Yaw-Pitch	-Roll transformation, co	oncept of			
	245.						

(An Autonomous Institute Affiliated to Savitribai Phule Pune University, Pune)

Curriculum and Evaluation Scheme for Second Year B. Tech. in Electronics & Telecommunication Engineering with Multidisciplinary Minor

To be implemented for 2024-28 Batch

degrees of	degrees of freedom, holonomic, non-holonomic, and redundant systems based on their controllable degrees of freedom.					
<b>#Exemplar/Case Studies:</b> Examine how Autonomous Mobile Robots (AMRs) operate within constraints for Warehouse application						
*Mapping of	*Mapping of Course Outcomes CO2					
Unit III	Robot Architecture and Kinematics		7 Hours			
Robot Arch Manipulato	Robot Architectures, Kinematic Parameters, DH Algorithm, Forward Kinematics, Inverse Kinematics, Differential Relations, Manipulator Jacobian & Statics .					
#Exemplar	<b>#Exemplar/Case Studies:</b> Discuss how inverse kinematics algorithms enable to achieve human-like motion, balance, and agility					
*Mapping of	*Mapping of Course Outcomes CO2					
Unit IV	Actuators in Robotics		7 Hours			
Overview & Motor Cont Position Es	& Operational needs of Electric Actuato rol Structure, Brushless DC Machine, Co timation, Stepper Motors	rs, Principles of DC Motor Operation, DC Mo ontrol of the Brushless DC Motor, PM Synchror	tor Control Regions, H-Bridge DC nous Motor, Encoders for Speed &			
#Exemplar	/Case Studies: DC Motor Speed Control	in Industrial Conveyor System				
*Mapping o	of Course Outcomes	C03				
Unit V	Probabilistic Robotics		7 Hours			
Introductio Model , Rai	n to Probabilistic Robotics, Recursive St ngefinder Measurement Model	tate Estimation: Bayes Filter, Probability Basi	cs, Kalman Filter, Velocity Motion			
#Exemplar	/Case Studies: Autonomous Navigation	in Self-Driving Cars				
*Mapping of	of Course Outcomes	C04				
Unit VI	Localization					
	Localization		7 Hours			
Global and localizatior Dijkstra's a	d local localization, passive versus an techniques for robotic application, Ma Igorithm	tive approaches, challenges of dynamic en rkov localization, fundamental path planning	<b>7 Hours</b> nvironments, selecting the right g algorithms. breadth-first search,			
Global and localizatior Dijkstra's al <b>#Exemplar</b> robots	d local localization, passive versus an techniques for robotic application, Ma Igorithm <b>/Case Studies:</b> Compare passive localiza	ctive approaches, challenges of dynamic en rkov localization, fundamental path planning ation (using RFID floor markers) vs. active loca	<b>7 Hours</b> nvironments, selecting the right g algorithms. breadth-first search, alization (vision & LIDAR) in			
Global and localizatior Dijkstra's al <b>#Exemplar</b> robots <b>*Mapping o</b>	d local localization, passive versus an techniques for robotic application, Ma Igorithm <b>/Case Studies:</b> Compare passive localization of <b>Course Outcomes</b>	ctive approaches, challenges of dynamic en rkov localization, fundamental path planning ation (using RFID floor markers) vs. active loca <b>CO5</b>	<b>7 Hours</b> nvironments, selecting the right g algorithms. breadth-first search, alization (vision & LIDAR) in			
Global and localizatior Dijkstra's al <b>#Exemplar</b> robots <b>*Mapping o</b>	d local localization, passive versus an techniques for robotic application, Ma Igorithm /Case Studies: Compare passive localiza	ctive approaches, challenges of dynamic en rkov localization, fundamental path planning ation (using RFID floor markers) vs. active loca CO5	<b>7 Hours</b> nvironments, selecting the right g algorithms. breadth-first search, alization (vision & LIDAR) in			

245.

(An Autonomous Institute Affiliated to Savitribai Phule Pune University, Pune) Curriculum and Evaluation Scheme for Second Year B. Tech. in Electronics & Telecommunication Engineering with Multidisciplinary Minor To be implemented for 2024-28 Batch (With Effect from Academic Year 2025-26)

#### **Text Books**

T1. Robert J Schilling, Fundamentals of Robotics, Prentice Hall India, 200

#### **Reference Books :**

R1. John J Craig, Introduction to Robotics, Prentice Hall International, 2005

#### **MOOC/NPTEL** Courses links :

• https://nptel.ac.in/courses/107106090



(An Autonomous Institute Affiliated to Savitribai Phule Pune University, Pune)

Curriculum and Evaluation Scheme for Second Year B. Tech. in Electronics & Telecommunication Engineering with Multidisciplinary Minor

To be implemented for 2024-28 Batch

24-HOC-ET-2-02B: Fundamental of Power Electronics				
<b>Teaching Scheme:</b> Theory: 3 Hours/Week		Credits: 3	Examination Scheme: CIE : 20 Marks MSE : 20 Marks SEE : 60 Marks	
Prerequi	site Courses: 24-HOC-ET-2-01B Introducti	on to Robotics		
Compani	on Course:			
Course O • •	<b>bjectives:</b> Understand the role of power electronics Analyze and design power electronic circu Study the integration of power electronic Explore applications like motor drives, ba	in robotics. uits for robotic systems. components with robotic actuators ttery management, and energy-efficient robo	tics.	
Course O After com	<b>utcomes:</b> Ipletion of the course, learners should be a	able to		
CONo	CO			BL
C01	<b>Explain</b> power electronics devices and sy	stems		2
CO2	Apply the principles of power conversion to optimize energy utilization and performance			3
CO3	Design magnetic devices for energy storage and conversion   5			5
CO4	Explain Drive Circuits and Control     2			2
Course Contents				
Unit I	Semiconductor Devices		7 Hours	
Ideal switch, diode static characteristics, diode dynamic characteristics, reading the diode datasheet, thermal dissipation, heatsink design, DIAC and TRIAC, Bipolar junction transistor - operation, static and dynamic characteristics, loss calculation, safe operation area, reading the datasheet, parallel operation, darlington connection				
<b>#Exemplar/Case Studies:</b> Analyze how real switches (MOSFETs, IGBTs) deviate from ideal switch behavior in practical circuits				
*Mapping of Course Outcomes CO1				
Unit II	MOSFETs IGBTs and Rectifiers		7 Hours	
MOSFETs and IGBTs - Operation, static and dynamic characteristics of MOSFET and IGBT, parallel operation, loss calculation and simulation. Rectifier - Capacitor filter, circuit operation and waveforms, designing the circuit, setting up for simulation in ngSpice, simulation of circuit, Inrush current limiting in rectifier-capacitor filter circuits, resistor solution, thermistor solution,				

245 ..

(An Autonomous Institute Affiliated to Savitribai Phule Pune University, Pune)

Curriculum and Evaluation Scheme for Second Year B. Tech. in Electronics & Telecommunication Engineering with Multidisciplinary Minor

To be implemented for 2024-28 Batch

transformer solution, MOSFET solution, relay and contactor solution, power factor concepts and measurement of power factor for rectifier capacitor filter circuit.				
<b>#Exemplar/Case Studies:</b> Explore the design and operation of a rectifier with a capacitor filter, including circuit waveforms, component selection, and setting up simulations in ngSpice				
*Mapping of	*Mapping of Course Outcomes CO1			
Unit III	Converters		7 Hours	
Linear DC -DC converter or linear regulators, shunt regulator, operation, design and applications, series regulator, operation and design, improvement solutions, datasheet study, DC-DC switched mode converters : Buck, Boost and buck-boost converters, operation, waveforms, equations and simulation in ngSpice				
#Exemplar	/Case Studies: Examine the role of shur	nt regulators in managing voltage levels in EV	' battery packs	
*Mapping o	of Course Outcomes	CO2		
Unit IV	Forward converter		7 Hours	
Forward converter operation, waveforms, core resetting methods, simulation in ngSpice, Inductor design by area product approach, Flyback converter, operation and waveforms.				
#Exemplar	<b>/Case Studies:</b> Examine the Flyback Cor	nverter used in low-power USB chargers for si	nartphones and tablets	
*Mapping of Course Outcomes CO2				
Unit V	Magnetics design		7 Hours	
Unit V Magnetics	<b>Magnetics design</b> design, permeance, inductor value and e	energy storage, inductor design, transformer d	<b>7 Hours</b> esign area product approach	
Unit V Magnetics ( #Exemplar	Magnetics design design, permeance, inductor value and e /Case Studies: Design of a high-frequer	energy storage, inductor design, transformer d ncy transformer for an offline SMPS (Switched	<b>7 Hours</b> esign area product approach -Mode Power Supply)	
Unit V Magnetics #Exemplar *Mapping of	Magnetics design design, permeance, inductor value and e /Case Studies: Design of a high-frequer of Course Outcomes	energy storage, inductor design, transformer d ncy transformer for an offline SMPS (Switched <b>CO3</b>	<b>7 Hours</b> esign area product approach -Mode Power Supply)	
Unit V Magnetics of #Exemplar *Mapping of Unit VI	Magnetics design design, permeance, inductor value and e /Case Studies: Design of a high-frequer of Course Outcomes Drive Circuits and Control	energy storage, inductor design, transformer d ncy transformer for an offline SMPS (Switched <b>CO3</b>	7 Hours esign area product approach -Mode Power Supply) 7 Hours	
Unit V Magnetics of #Exemplar *Mapping of Unit VI Push pull, requirement isolated, se phase invest	Magnetics design design, permeance, inductor value and e /Case Studies: Design of a high-frequer of Course Outcomes Drive Circuits and Control half bridge and full bridge circuits, on hts, drive circuit non-isolated, drive cir eries snubber, shunt snubber, Close loo rter with sinusoidal PWM, simulation ex	energy storage, inductor design, transformer d ncy transformer for an offline SMPS (Switched <b>CO3</b> operation and waveforms, simulation exam cuits isolated, MOSFET drive requirements, o op control, current control, slope compensati ample	7 Hours esign area product approach -Mode Power Supply) 7 Hours ple, Drive circuits, BJT drive drive circuit non-isolated and ion for current control, single	
Unit V Magnetics of #Exemplar *Mapping of Unit VI Push pull, requirement isolated, see phase invest #Exemplar converters	Magnetics design design, permeance, inductor value and e /Case Studies: Design of a high-frequer of Course Outcomes Drive Circuits and Control half bridge and full bridge circuits, on ts, drive circuit non-isolated, drive circuits, drive circuit non-isolated, drive circuits eries snubber, shunt snubber, Close loo rter with sinusoidal PWM, simulation ex- /Case Studies: Study the design, operatused in high-power DC-DC conversion.	energy storage, inductor design, transformer d ncy transformer for an offline SMPS (Switched <b>CO3</b> operation and waveforms, simulation exam cuits isolated, MOSFET drive requirements, o op control, current control, slope compensati ample ion, and waveform analysis of push-pull, half-	7 Hours esign area product approach -Mode Power Supply) 7 Hours ple, Drive circuits, BJT drive drive circuit non-isolated and ion for current control, single -bridge, and full-bridge	
Unit V Magnetics of #Exemplar *Mapping of Unit VI Push pull, requirement isolated, se phase invest #Exemplar converters	Magnetics design design, permeance, inductor value and e /Case Studies: Design of a high-frequer of Course Outcomes Drive Circuits and Control half bridge and full bridge circuits, o hts, drive circuit non-isolated, drive cir eries snubber, shunt snubber, Close loo rter with sinusoidal PWM, simulation ex- rter with sinusoidal PWM, simulation ex- /Case Studies: Study the design, operat used in high-power DC-DC conversion.	energy storage, inductor design, transformer d ncy transformer for an offline SMPS (Switched <b>CO3</b> operation and waveforms, simulation exam cuits isolated, MOSFET drive requirements, of op control, current control, slope compensati ample ion, and waveform analysis of push-pull, half- <b>CO4</b>	7 Hours esign area product approach -Mode Power Supply) 7 Hours ple, Drive circuits, BJT drive drive circuit non-isolated and ion for current control, single -bridge, and full-bridge	
Unit V Magnetics of #Exemplar *Mapping of Unit VI Push pull, requirement isolated, see phase invest #Exemplar converters *Mapping of	Magnetics design design, permeance, inductor value and e /Case Studies: Design of a high-frequer of Course Outcomes Drive Circuits and Control half bridge and full bridge circuits, on ts, drive circuit non-isolated, drive cir eries snubber, shunt snubber, Close loo rter with sinusoidal PWM, simulation ex- /Case Studies: Study the design, operat used in high-power DC-DC conversion.	energy storage, inductor design, transformer d ncy transformer for an offline SMPS (Switched <b>CO3</b> opperation and waveforms, simulation exam cuits isolated, MOSFET drive requirements, o op control, current control, slope compensat ample ion, and waveform analysis of push-pull, half- <b>CO4</b> <b>Learning Resources</b>	7 Hours esign area product approach -Mode Power Supply) 7 Hours ple, Drive circuits, BJT drive drive circuit non-isolated and ion for current control, single -bridge, and full-bridge	

(An Autonomous Institute Affiliated to Savitribai Phule Pune University, Pune)

Curriculum and Evaluation Scheme for Second Year B. Tech. in Electronics & Telecommunication Engineering with Multidisciplinary Minor

To be implemented for 2024-28 Batch

(With Effect from Academic Year 2025-26)

#### **Text Books**

**T1.**Modern Robotics: Mechanics, Planning, and Control by Kevin M. Lynch and Frank C. Park

**T2**. Power Electronics by P.S. Bimbhra

T3. Power Electronics: Devices, Circuits, and Applications by M.D. Singh and K.B. Khanchandani

T4. Battery Management Systems: Design by Simulation and Applications by K. S. Rajasekaran

#### **Reference Books :**

R1.Power Electronics by Muhammad H. Rashid

#### MOOC/NPTEL Courses links :

• https://nptel.ac.in/courses/108101126





## Mid Semester Examination (MSE: March 2025)

Programme: AIDS/Civil/Computer/E&TC/Mechanical/MBA-I		
Class	Pattern:	
Course Name:	Course Code:	
AY:	Semester:	
Time:	Maximum Marks: 20	
Instructions to the candidates:		
1. Solve Q.1 OR Q.2, Q.3 OR Q.4, Q.5 OR Q.6		
2. Bold-faced figures to the right indicate full marks.		

- 3. Assume the suitable data if necessary
- 4. Any other instruction required for particular course may be added by subject/course chairman

QN	Question	Mark
1a)	Q 1 can be bifurcated to maximum two sub questions	07
1b)		
	OR	
2	Q 2 can be bifurcated to maximum two sub questions	07
3	Q 3 can be bifurcated to maximum two sub questions	07
	OR	
4	Q 4 can be bifurcated to maximum two sub questions	07
5	Q 5 can be bifurcated to maximum two sub questions	06
	OR	
6	Q 6 can be bifurcated to maximum two sub questions	06





## Shree Neminath Jain Brahmacharyashram's Late Sau. Kantabai Bhavarlalji Jain College of Engineering

Neminagar, Chandwad -423 101 Dist. Nashik.

An Autonomous Institute, Affiliated to Savitribai Phule Pune University, Pune

#### Semester End Examination (Regular) << Month Year>>

Instructions to the candidates:		
Time: 2Hr 30 Min	Examination: SEE (Month Year)	Max. Marks: 60
Academic Year:		Pattern:
Course and Code:		Semester
Programme:		Class:

- 1. Solve Q.1 OR Q.2, Q.3 OR Q.4, Q.5 OR Q.6, Q.7 OR Q.8
- 2. Bold-faced figures to the right indicate full marks.
- 3. Assume the suitable data if necessary, but Justify it.
- 4. Draw the neat labelled diagrams, wherever necessary.

QN	Question	Marks	
1 a)	Unit I	6	
1 b)	Unit II	7	
1 c)	Unit III	7	
	OR		
2 a)	Unit I	6	
2 b)	Unit II	7	
2 c)	Unit III	7	
3 a)	Unit IV	7	
3 b)	Unit IV	7	
	OR		
4 a)	Unit IV	7	
4 b)	Unit IV	7	
5 a)	Unit V	7	
5 b)	Unit V	6	
OR			
6 a)	Unit V	7	
6 b)	Unit V	6	
7 a)	Unit VI	7	
7 b)	Unit VI	6	
	OR		
8 a)	Unit VI	7	
8 b)	Unit VI	6	

### Supporting Document

Sr. No.	Syllabus Contains	Short Answer	Yes / No	Page No. (In Syllabus)
1	अभ्यासक्रम	Enclosed in Syllabus	Yes	1
2	पात्रता	(As per the Rules and Regulations mentioned in MoM)	Yes	23
3	अभ्यासक्रमाची उद्दिष्टे	Enclosed in Syllabus	Yes	9
4	विषयाचे नाव	Enclosed in Syllabus	Yes	6
5	घटकांचा तपशील	Enclosed in Syllabus	Yes	6
6	तासिका	Enclosed in Syllabus	Yes	6
7	श्रेयांक पद्धत	Enclosed in Syllabus	Yes	6
8	संदर्भ साहित्य	Enclosed in Syllabus	Yes	10
9	संदर्भ ग्रंथ	Enclosed in Syllabus	Yes	10
10	प्रश्नपत्रिकेचे स्वरूप	Enclosed in Syllabus	Yes	21
11	अंतर्गत मूल्यमापनाचे स्वरूप	Enclosed in Syllabus	Yes	6
12	सत्र परीक्षेचे स्वरूप	Enclosed in Syllabus	Yes	22
13	गुणांकन	Enclosed in Syllabus	Yes	6

245-